Atty, Docket No. PPW06-563DS Serial No: 10/676,645

Amendments to the Claims

Please amend claim 1, as follows:

Listing of Claims

- (Currently Amended) A semiconductor device comprising: 1.
- a via within an insulation layer over a semiconductor substrate;
- a barrier metal layer on a surface of the via;
- a metal line in the via over the barrier metal layer;
- a pad in a predetermined region of the metal line; and

A. FORTNEY LAW OFFICE

- an alloy layer on an upper surface of the metal line, wherein a top surface of the alloy layer is coplanar with or lower than a top surface of the insulation layer, and the alloy layer comprises a reaction product of a metal of the metal line and a low melting point metal having a melting point less than or equal to 1000°C.
- 2. (Previously Presented) The semiconductor device of claim 1, wherein the metal line comprises copper.
- (Original) The semiconductor device of claim 1, wherein the metal having the 3. melting point less than or equal to 1000°C is selected from the group consisting of aluminum, lead, and silver.
- (Previously Presented) The semiconductor device of claim 1, wherein a thickness 4. of the alloy layer is less than a thickness of the metal line.
- (Previously Presented) The semiconductor device of claim 1, further comprising 5. a protection layer comprising silicon nitride or silicon oxynitride on the metal line except for the predetermined region.

Page 3 of 10

Atty. Docket No. PPW06-563DS Serial No: 10/676,645

- 6. (Canceled)
- 7. (Canceled)
- 8. (Previously Presented) The semiconductor device of claim 5, wherein a width of the pad is less than a width of the via.
 - 9-20. (Canceled)
 - 21. (Canceled)
- 22. (Previously Presented) The semiconductor device of claim 1, wherein a width of the pad is less than a width of the via.
- 23. (Previously Presented) The semiconductor device of claim 1, wherein the barrier metal comprises a metal selected from a group consisting of Ti, Ta, TiN, and TaN.
- 24. (Previously Presented) The semiconductor device of claim 1, wherein the barrier metal has a thickness between 200 and 800 Å.
 - 25. (Canceled)
 - 26. (Canceled)
- 27. (Previously Presented) The semiconductor device of claim 1, wherein the insulation layer comprises an oxide layer.

Atty. Docket No. PPW06-563DS Serial No: 10/676,645

- 28. (Previously Presented) The semiconductor device of claim 23, wherein the barrier metal layer prevents the diffusion of copper from the metal line into the substrate.
- 29. (Previously Presented) The semiconductor device of claim 1, wherein the alloy layer is completely within the via.
- 30. (Previously Presented) The semiconductor device of claim 1, wherein the barrier metal layer covers all surfaces of the via.
- 31. (Previously Presented) The semiconductor device of claim 5, wherein the alloy layer is exposed through an opening in the protection layer.
- 32. (Previously Presented) The semiconductor device of claim 1, wherein the barrier metal has a thickness of ~500 Å.
 - 33. (Canceled)
- 34. (Previously Presented) The semiconductor device of claim 1, wherein the barrier metal layer contacts the substrate.
- 35. (Previously Presented) The semiconductor device of claim 5, wherein the pad is exposed through an opening in the protection layer.